

(1) on page 1, line 11, please replace "SYSTEM WITH WIDE
OPERAND ARCHITECTURE, AND METHOD" with "SYSTEM AND METHOD
FOR PROVIDING A WIDE OPERAND ARCHITECTURE".

The Applicants have amended the title of the invention, and, respectfully submit
5 that the title of the invention is descriptive and is clearly indicative of the invention to
which the claims are directed.

In the Claims:

Please amend claims 1-4 and add claims 5-12 as follows:

10

1. (Amended) In a system having a data path functional unit having a functional
unit data path width, a first memory system having a first data path width, and a second
memory system having a data path width which is greater than the functional unit data
path width and greater than the first data path width, [the process] a method comprising
15 [including the steps of]:

copying a first memory operand portion from the first memory system to the
second memory system [data], the first memory operand portion having the first data
path width;

20

copying a second memory operand portion from the first memory system to the
second memory system, the second memory operand portion having the first data path
width and being catenated in the second memory system with the first memory operand
portion, thereby forming catenated data; and

reading at least a portion of the catenated data which is greater in width than the
first data path width.

25

2. (Amended) The [process] method of claim 1 further [including the step of:]
comprising specifying a memory [address indicia] specifier from which a plurality of
data path widths of data can be read.

30

3. (Amended) The [process] method of claim 2 wherein the memory [address
indicia] specifier [includes at least a portion of first] comprises:

a memory address; [and]

a memory size; and

a memory shape.

A2
cont.

4. (Amended) The [process] method of claim 1 further [including the step of] comprising checking the validity of the first memory operand portion and, if valid, permitting a subsequent instruction to access the first memory operand portion.

5

5. (New Claim) The method of claim 1 further comprising checking the validity of the second memory operand portion and, if valid, permitting a subsequent instruction to access the second memory operand portion.

10 6. (New Claim) In a system having a data path functional unit having a functional unit data path width, a first memory system having a first data path width, and a second memory system having a data path width which is greater than the functional unit data path width and greater than the first data path width, a method comprising:

15 copying a first memory operand portion from the first memory system to the second memory system, the first memory operand portion having the first data path width;

A3
copying a second memory operand portion from the first memory system to the second memory system, the second memory operand portion having the first data path width;

20 catenating the second memory operand portion in the second memory system with the first memory operand portion, thereby forming catenated data; and

reading at least a portion of the catenated data which is greater in width than the first data path width.

25 7. (New Claim) The method of claim 6 further comprising specifying a memory specifier from which a plurality of data path widths of data can be read.

8. (New Claim) The method of claim 7 wherein the memory specifier comprises:
a memory address;
30 a memory size; and
a memory shape.

9. (New Claim) The method of claim 6 further comprising checking the validity of the first memory operand portion and, if valid, permitting a subsequent instruction to access the first memory operand portion.

5 10. (New Claim) The method of claim 6 further comprising checking the validity of the second memory operand portion and, if valid, permitting a subsequent instruction to access the second memory operand portion.

11. (New Claim) In a system having a data path functional unit having a functional unit data path width, a first memory system having a first data path width, and a second memory system having a data path width which is greater than the functional unit data path width and greater than the first data path width, a system comprising:

A3
cont.
15 a first copying module configured to copy a first memory operand portion from the first memory system to the second memory system, the first memory operand portion having the first data path width;

a second copying module configured to copy a second memory operand portion from the first memory system to the second memory system, the second memory operand portion having the first data path width and being catenated in the second memory system with the first memory operand portion, thereby forming catenated data;

20 and

a reading module configured to read at least a portion of the catenated data which is greater in width than the first data path width.

12. (New Claim) In a system having a data path functional unit having a functional unit data path width, a first memory system having a first data path width, and a second memory system having a data path width which is greater than the functional unit data path width and greater than the first data path width, a system comprising:

25 a first copying module configured to copy a first memory operand portion from the first memory system to the second memory system, the first memory operand portion having the first data path width;

30 a second copying module configured to copy a second memory operand portion from the first memory system to the second memory system, the second memory operand portion having the first data path width;